• usp_easy_retunsاسترجاع مجاني وسهل
  • usp_best_dealsأفضل العروض
placeholder
Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms
placeholder
Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms
magnifyZoom

Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms

معذرة! هذا المنتج غير متوفر.
متوفر قريبا
نظرة عامة على المنتج

المواصفات

الناشرVDM Verlag Dr. Mueller e.K.
رقم الكتاب المعياري الدولي 103639024680
الكاتبMohamed Abdel Maksoud
تاريخ النشر6 June 2008
رقم الكتاب المعياري الدولي 139783639024685
وصف الكتابStatic methods are very successful in deriving crucial properties (e.g.timing behaviour) of safety critical systems. Some information in the analysed program are not available either because they cannot be determined statically or because they were intentionally sacrificed (i.e.abstracted) to make program analysis tractable. These abstractions make program simulation nondeterministic. This book describes the algorithms and semantics developed and used in building an abstraction-aware compiler that derives/generates pipeline analysis from an abstracted VHDL specification of the target microprocessor. This analysis is used in a commercial tool frame for deriving upper bound over execution time of critical tasks. This book is useful for computer scientists and engineers concerned with computing timing analyses based on VHDL specification of the target hardware.
اللغةEnglish
عدد الصفحات108 pages
placeholder
Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms
Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms
معذرة! هذا المنتج غير متوفر.
متوفر قريبا

نحن دائماً جاهزون لمساعدتك

تواصل معنا من خلال أي من قنوات الدعم التالية:

تسوق أينما كنت

App StoreGoogle PlayHuawei App Gallery