• usp_easy_retunsFree & Easy Returns
  • usp_best_dealsBest Deals
placeholder
Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms
placeholder
Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms
magnifyZoom

Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms

339.00

Payment discount

Product Overview

Specifications

PublisherVDM Verlag Dr. Mueller e.K.
ISBN 103639024680
LanguageEnglish
Publication Date6 June 2008
ISBN 139783639024685
AuthorMohamed Abdel Maksoud
Book DescriptionStatic methods are very successful in deriving crucial properties (e.g.timing behaviour) of safety critical systems. Some information in the analysed program are not available either because they cannot be determined statically or because they were intentionally sacrificed (i.e.abstracted) to make program analysis tractable. These abstractions make program simulation nondeterministic. This book describes the algorithms and semantics developed and used in building an abstraction-aware compiler that derives/generates pipeline analysis from an abstracted VHDL specification of the target microprocessor. This analysis is used in a commercial tool frame for deriving upper bound over execution time of critical tasks. This book is useful for computer scientists and engineers concerned with computing timing analyses based on VHDL specification of the target hardware.
Number of Pages108 pages
Cart Total  339.00
placeholder
Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms
Generating Code from Abstract VHDL Models - Basics, Semantics, Algorithms
339.00
339
0

We're Always Here To Help

Reach out to us through any of these support channels

Shop On The Go

App StoreGoogle PlayHuawei App Gallery

Connect With Us

madamastercardvisatabbytamaraamexcod
Noon E Commerce Solutions One Person Company LLCCR No. 1010703009VAT No. 302004655210003