• usp_easy_retunsFree & Easy Returns
  • usp_best_dealsBest Deals
placeholder
Optimal VLSI Architectural Synthesis: Area, Performance and Testability
magnifyZoom

Optimal VLSI Architectural Synthesis: Area, Performance and Testability

Sorry! This product is not available.
Available Soon
Product Overview

Specifications

PublisherSpringer; 1992nd edition
ISBN 101461367972
Book FormatPaperback
Book DescriptionAlthough research in architectural synthesis has been conducted for over ten years it has had very little impact on industry. This in our view is due to the inability of current architectural synthesizers to provide area-delay competitive (or "optimal") architectures, that will support interfaces to analog, asynchronous, and other complex processes. They also fail to incorporate testability. The OASIC (optimal architectural synthesis with interface constraints) architectural synthesizer and the CATREE (computer aided trees) synthesizer demonstrate how these problems can be solved. Traditionally architectural synthesis is viewed as NP hard and there­ fore most research has involved heuristics. OASIC demonstrates by using an IP approach (using polyhedral analysis), that most input algo­ rithms can be synthesized very fast into globally optimal architectures. Since a mathematical model is used, complex interface constraints can easily be incorporated and solved. Research in test incorporation has in general been separate from syn­ thesis research. This is due to the fact that traditional test research has been at the gate or lower level of design representation. Nevertheless as technologies scale down, and complexity of design scales up, the push for reducing testing times is increased. On way to deal with this is to incorporate test strategies early in the design process. The second half of this text examines an approach for integrating architectural synthesis with test incorporation. Research showed that test must be considered during synthesis to provide good architectural solutions which minimize Xlll area delay cost functions.
Number of Pages308 pages
ISBN 139781461367970
AuthorCatherine H. Gebotys
LanguageEnglish
Publication Date28 September 2012
Cart Total  0.00
placeholder
Optimal VLSI Architectural Synthesis: Area, Performance and Testability
Optimal VLSI Architectural Synthesis: Area, Performance and Testability
Sorry! This product is not available.
Available Soon

We're Always Here To Help

Reach out to us through any of these support channels

Shop On The Go

App StoreGoogle PlayHuawei App Gallery

Connect With Us

madamastercardvisatabbytamaraamexcod
Noon E Commerce Solutions One Person Company LLCCR No. 1010703009VAT No. 302004655210003