• usp_easy_retunsاسترجاع مجاني وسهل
  • usp_best_dealsأفضل العروض
placeholder
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog
magnifyZoom

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

معذرة! هذا المنتج غير متوفر.
متوفر قريبا
نظرة عامة على المنتج

المواصفات

الناشرSpringer; 2nd ed. 2001. Softcover reprint of the original 2nd ed. 2001 edition
رقم الكتاب المعياري الدولي 101475774184
الكاتبLionel Bening
اللغةEnglish
عدد الصفحات308 pages
رقم الكتاب المعياري الدولي 139781475774184
وصف الكتابSystem designers, computer scientists and engineers have c- tinuously invented and employed notations for modeling, speci- ing, simulating, documenting, communicating, teaching, verifying and controlling the designs of digital systems. Initially these s- tems were represented via electronic and fabrication details. F- lowing C. E. Shannon's revelation of 1948, logic diagrams and Boolean equations were used to represent digital systems in a fa- ion that de-emphasized electronic and fabrication detail while revealing logical behavior. A small number of circuits were made available to remove the abstraction of these representations when it was desirable to do so. As system complexity grew, block diagrams, timing charts, sequence charts, and other graphic and symbolic notations were found to be useful in summarizing the gross features of a system and describing how it operated. In addition, it always seemed necessary or appropriate to augment these documents with lengthy verbal descriptions in a natural language. While each notation was, and still is, a perfectly valid means of expressing a design, lack of standardization, conciseness, and f- mal definitions interfered with communication and the understa- ing between groups of people using different notations. This problem was recognized early and formal languages began to evolve in the 1950s when I. S. Reed discovered that flip-flop input equations were equivalent to a register transfer equation, and that xvi tor-like notation. Expanding these concepts Reed developed a no- tion that became known as a Register Transfer Language (RTL).
تنسيق الكتابPaperback
تاريخ النشر23 March 2013
placeholder
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog
معذرة! هذا المنتج غير متوفر.
متوفر قريبا

نحن دائماً جاهزون لمساعدتك

تواصل معنا من خلال أي من قنوات الدعم التالية:

تسوق أينما كنت

App StoreGoogle PlayHuawei App Gallery

تواصل معنا

mastercardvisavaluamexcod