ISBN 13 | 9781489987884 |
Author | Husain Parvez |
Book Description | This book presents a new exploration environment for mesh-based, heterogeneous FPGA architectures. It describes state-of-the-art techniques for reducing area requirements in FPGA architectures, which also increase performance and enable reduction in power required. Coverage focuses on reduction of FPGA area by introducing heterogeneous hard-blocks (such as multipliers, adders etc) in FPGAs, and by designing application specific FPGAs. Automatic FPGA layout generation techniques are employed to decrease non-recurring engineering (NRE) costs and time-to-market of application-specific, heterogeneous FPGA architectures. |
Number of Pages | 170 pages |
ISBN 10 | 1489987886 |
Language | English |
Publication Date | 13 October 2014 |
We're Always Here To Help
Reach out to us through any of these support channels
electronics
mobilestabletslaptopshome appliancescamera, photo & videotelevisionsheadphonesvideo gamesfashion
women's fashionmen's fashiongirls' fashionboys' fashionwatchesjewellerywomen's handbagsmen's eyewearhome and kitchen
bathhome decorkitchen & diningTools & Home Improvementaudio & videofurniturePatio, Lawn & Gardenpet suppliesbeauty
fragrancemake-uphaircareskincareBath & Body Electronic beauty toolsmen's groomingHealth Care Essentials