Static Timing Analysis for Nanometer Designs: A Practical Approach

597.00

Inclusive of VAT

Free Delivery

Get it by 17 - 18 June

Order in 11 h 39 m

Delivery by noon

High Rated Seller

Cash on Delivery

Secure Transaction

BANK OFFERS

Earn  29.85 cashback with the Mashreq noon Credit Card.

SELLER

Item as shown

Partner since

Product Overview

Specifications

Language	English
Book Description	iming, timing, timing! That is the main concern of a digital designer charged with designing a semiconductor chip. What is it, how is it T described, and how does one verify it? The design team of a large digital design may spend months architecting and iterating the design to achieve the required timing target. Besides functional verification, the t- ing closure is the major milestone which dictates when a chip can be - leased to the semiconductor foundry for fabrication. This book addresses the timing verification using static timing analysis for nanometer designs. The book has originated from many years of our working in the area of timing verification for complex nanometer designs. We have come across many design engineers trying to learn the background and various aspects of static timing analysis. Unfortunately, there is no book currently ava- able that can be used by a working engineer to get acquainted with the - tails of static timing analysis. The chip designers lack a central reference for information on timing, that covers the basics to the advanced timing veri- cation procedures and techniques.
Publication Date	8 September 2011
Number of Pages	594 pages

Cart Total  597.00