• usp_easy_retunsFree & Easy Returns
  • usp_best_dealsBest Deals
placeholder
A Pipelined Multi-Core Machine with Operating System Support: Hardware Implementation and Correctness Proof
magnifyZoom

A Pipelined Multi-Core Machine with Operating System Support: Hardware Implementation and Correctness Proof

333.00
nudge icon
Free Delivery
nudge icon
Free Delivery
noon-marketplace
Get it by 24 - 27 Dec
Order in 15h3m

Payment discount

Product Overview

Specifications

PublisherSpringer
ISBN 103030432424
AuthorPetro Lutsyk
Publication Date10 May 2020
ISBN 139783030432423
Book DescriptionThis work is building on results from the book named "A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness" by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014.It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:• MIPS instruction set architecture (ISA) for application and for system programming• cache coherent memory system• store buffers in front of the data caches• interrupts and exceptions • memory management units (MMUs)• pipelined processors: the classical five-stage pipeline is extended by two pipelinestages for address translation• local interrupt controller (ICs) supporting inter-processor interrupts (IPIs)• I/O-interrupt controller and a disk
LanguageEnglish
Number of Pages646 pages
A Pipelined Multi-Core Machine with Operating System Support: Hardware Implementation and Correctness Proof
A Pipelined Multi-Core Machine with Operating System Support: Hardware Implementation and Correctness Proof
333.00
0

We're Always Here To Help

Reach out to us through any of these support channels

Shop On The Go

Connect With Us

mastercardvisatabbytamaraamexcod