



| Publisher | Springer |
| ISBN 10 | 3030432424 |
| Author | Petro Lutsyk |
| Publication Date | 10 May 2020 |
| ISBN 13 | 9783030432423 |
| Book Description | This work is building on results from the book named "A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness" by M. Kovalev, S.M. Müller, and W.J. Paul, published as LNCS 9000 in 2014.It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features:• MIPS instruction set architecture (ISA) for application and for system programming• cache coherent memory system• store buffers in front of the data caches• interrupts and exceptions • memory management units (MMUs)• pipelined processors: the classical five-stage pipeline is extended by two pipelinestages for address translation• local interrupt controller (ICs) supporting inter-processor interrupts (IPIs)• I/O-interrupt controller and a disk |
| Language | English |
| Number of Pages | 646 pages |

We're Always Here To Help
Reach out to us through any of these support channels
Home and Kitchen
Large AppliancesSmall AppliancesBedroom FurnitureStorageCookwareFurnitureHome FragranceDrinkwareBaby & Toys
Nursing & FeedingDiaperingBaby TransportBaby & Toddler ToysTricycles & ScootersBoard Games & CardsBaby Food